Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question About RTL Compiler

Status
Not open for further replies.

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
rtl compiler

I would like to ask you a question about RTL compiler..
What is the difference between these two commands:
write -mapped > netlists/DP_FP_ADDER.v
write_hdl > netlists/DP_FP_ADDER.v

and which one is the best in order to use the extracted netlist in SOC Encounter?

Thanks in advance!
 

ljxpjpjljx

Advanced Member level 3
Joined
May 5, 2008
Messages
972
Helped
80
Reputation
162
Reaction score
55
Trophy points
1,308
Location
Shang Hai
Activity points
4,679
rtl compiler what is teh area it report?

write mapped is better!
 

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
rtl compiler coding style

I have another question..now that i have to deal with cores that have a clock the script that i run in RTL compiler is the following:

read_hdl fpu_div.v

elaborate

dc::create _clock [dc::get_ports clk] -period 5 -waveform {0 2.5}
dc::set_input_delay 1 -clock {clk} [dc::all_inputs]
dc::set_output_delay 0.5 -clock {clk} [dc::all_outputs]
dc::set_load 0.001 [dc::all_outputs]
dc:: set_drive 1.2 [dc::all inputs]

report timing > reports/repo_DP_FP_DIV
report area >>reports/repo_DP_FP_DIV
report power >> reports/repo_DP_FP_DIV
write_sdc > sdc/sdc_rc_file_DP_FP_DIV
write -mapped > netlists/DP_FP_DIV.v
write_sdf > DP_FP_DIV_sdf

If i have to deal with a core(for example a comparator) which is not clock triggered what do i have to do in RTL compiler? i do not use the commands that concern clock obviously, but do i have to put anything else?
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
area report after synthesis rtl compiler

both command is same
write_hdl and write -mapped are doing same .. internal alias only
 

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
which is best rtl compiler

thanks! in the other question i asked before can anybody help me?
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,731
rtl compiler area report

Logic synthesis tool, such as RTL Compiler and Design Compiler, is working according to timing constraint.

Without timing constraint, tool should try to achieve minimal area.
 

Psychotic_Waltz

Newbie level 6
Joined
Oct 2, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
timing constraints

I see.If i take this netlist that is area optimized and use it in SOC encounter will i have information concerning the delay?
 

mjelahi

Newbie level 5
Joined
Feb 8, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,362
rtl compiler write_design

For your first question, I would recommend to use write_design command. This command also generates .conf file which can be read straight away into Encounter.
 

chaitubek

Newbie level 5
Joined
Oct 1, 2006
Messages
8
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,325
rtl compiler report

Hi,

I have one doubt??
How to set max_area constraint in RTL compiler?
there is no dc::set_max_area in rc
any RTL Compiler related command for setting the max area constraint?

Thanks in advance

Chaitanya.
 

oursriharsha

Member level 3
Joined
Apr 23, 2009
Messages
54
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Location
Mumbai, India
Activity points
1,622
reporting timing for rtl compiler

hello ,
can anyone please help me what are the statements of the VHDL language which are permissible in RTL style of coding ?

where can get some more info on tutorials on RTL coding .

What way is the Behavioural style different from the RTL style of coding .
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
rtl compiler timing constraints

set max_area constraint is fake one. All synthesis tool will work on timing first ,then area. If timing is not met ,there is no reason for max_area 0 constraint.

I seen most of company use max_area 0 constraint. In real world. O area cant achievable.

Aravind
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top