Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question About Level Translation

Status
Not open for further replies.

shawndaking

Full Member level 3
Joined
Jun 20, 2001
Messages
187
Helped
12
Reputation
24
Reaction score
6
Trophy points
1,298
Activity points
1,077
Hello, I'm Intersted In Solution For Level Translator For Clock Signal.

It Receive Input 1.8v Level From DDS, Clock Generator (After DDS Internal Comparator) Clock Frequency Options Are 2-90MHz

ROutput 3.3v Level (LVTTL)


THANK'S FOR YOU'R HELP !
 

solvarg

Full Member level 2
Joined
Feb 15, 2002
Messages
120
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Sweden
Activity points
853
shawndaking said:
Hello, I'm Intersted In Solution For Level Translator For Clock Signal.

It Receive Input 1.8v Level From DDS, Clock Generator (After DDS Internal Comparator) Clock Frequency Options Are 2-90MHz

ROutput 3.3v Level (LVTTL)


THANK'S FOR YOU'R HELP !
Please excuse but I do not understand your question?
Do you whant a level translator betwen 1,8V DDS(what is DDS?) and 3,3V LVTTL?

Regards
 

flatulent

Advanced Member level 5
Joined
Jul 19, 2002
Messages
4,629
Helped
489
Reputation
980
Reaction score
150
Trophy points
1,343
Location
Middle Earth
Activity points
46,689
classical method

One classical method is to use a comparator whose output is in the logic family voltage range you want and set the input compare voltage to half way between the HIGH and LOW voltage levels of the logic family you are wanting to convert.
 

g579

Full Member level 6
Joined
Dec 31, 1999
Messages
322
Helped
19
Reputation
38
Reaction score
4
Trophy points
1,298
Location
Somewhere
Activity points
2,470
The comparator for such high speed case may consists of a differential transistor pair followed by a level shifting transistor. This is a cheap solution too.
 

btbass

Advanced Member level 5
Joined
Jul 20, 2001
Messages
1,897
Helped
438
Reputation
880
Reaction score
287
Trophy points
1,363
Location
Oberon
Activity points
12,861
you can get a single gate open collector buffer to do the job.
74LV07, look in Farnell catalouge.
:D
 

aglet1000

Junior Member level 2
Joined
May 29, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
172
I think that an application note written by ON Semiconductor might be helpful here. It is AN1568/D "Interfacing between LVDS and ECL". The web page is onsemi.com
 

zcq

Advanced Member level 4
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
Thanks aglet1000!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top