Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about calculating final data required time

Status
Not open for further replies.

downloadman

Newbie level 6
Joined
Dec 22, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
Hi,

I have observed in most of the pdfs that to calcuate final data required time, clock uncertainity (clock skew) will be subtracted from the clock period(cycle adjust) and clock network delay(source latency) is being added.

Most of the times, source latency is defined as 0, but clock skew should be added to the capture clock edge.
Can any one clarify on this?
 

phoenixpavan

Full Member level 4
Joined
Nov 26, 2009
Messages
211
Helped
98
Reputation
196
Reaction score
95
Trophy points
1,318
Location
Bangalore
Activity points
2,562
Re: [Clock Arrival Time]

Hi downloadman,

Source latency is the same for both launch and capture flops...this is the case for flops in a single clock domain...whereas skew is difference in arrival times of the clock at the launch and capture flops through the network...so if the capture is receiving clock late it will be added to clock period, else it will be removed from clock period...

cheers,
 

downloadman

Newbie level 6
Joined
Dec 22, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
Re: [Clock Arrival Time]

Hi Pavan,

Thanks for the reply.
In the report i have seen, if i have defined skew using the folloiwng command
set_clock_uncertainity 0.1 [all_clocks] -- this means it is positive or negative skew ???

In the timing report, while calculatng data required time, this is getting subtracted from the clock period. Is it expected behavior??
 

phoenixpavan

Full Member level 4
Joined
Nov 26, 2009
Messages
211
Helped
98
Reputation
196
Reaction score
95
Trophy points
1,318
Location
Bangalore
Activity points
2,562
Re: [Clock Arrival Time]

Hi downloadman,

if you are doing post-cts analysis ur clock uncertainty doesn't include skew and if it is pre-cts analysis it will be subtracted from the clock period and it is expected behavior of the analysis

useful??
 

downloadman

Newbie level 6
Joined
Dec 22, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
Re: [Clock Arrival Time]

:smile:

Thanks for the reply.
Your reply answered my question.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top