Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Query regarding fliker noise modelling

Status
Not open for further replies.

yalanand

Junior Member level 2
Joined
Aug 13, 2007
Messages
24
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,453
Why is flicker noise modelled as serise voltage source connected to gates in op-amp noise analysis?
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
it is additive in nature and also if it is in parallel then it would become zero when the source is shorted and this does not coincide with the practical case....

generally any noise is modelled as a voltage source in series and a current source in parallel but sometimes only one is used....
 

yalanand

Junior Member level 2
Joined
Aug 13, 2007
Messages
24
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,453
My query is not why series but why at the gate side ?
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
because gate voltage controls the current through the MOS and hence flicker noise contribution is modelled as a voltage and at the gate....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top