Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with simulating PLL in FF condition

Status
Not open for further replies.
Re: A problem in PLL

Dear Semito:

Have a question here:
Initial converging trajector of V-vontrol here is
very different from my experieces.
It look far under-damped and when
exposed to some noise / interference injection
tend to give big response.

Good luck,
 

A problem in PLL

Hi, guys,
I have simulated my pll again, I find the spike disappear. I think maybe this is the CAD tool problem.
 

Re: A problem in PLL

Are you sure about that, or is this wishful thinking? If you are doing a graduation project, then you will probably be OK, but if this is a real product, the noise is just hiding until you get ready to go into production :cry:

Dave
www.keystoneradio.com
 

A problem in PLL

Dave,
you are right, I think I should do more analysis to find the real reason.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top