Problem - Dracula LVS resolution only 0.01um

Status
Not open for further replies.
K

karnopas

Newbie level 2
Joined
Sep 10, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
15
Hi All,

I have a problem doing LVS on Dracula and need your suggestion.

I drew a CMOS transistor width 1.405um in both schematic and layout (L=0.18um). However, Dracula LVS reports a mismatch.

It appears that Dracula had rounded the width in different ways, i.e. 1.40um in schematic and 1.41um in layout. It looks like Dracula have only 0.01um resolution.

The "scale" & "resolution" options were already set to 0.001.

How can I improve LVS resolution?
 

Have you band the layout?
If you band layout, it is not correctly extracted transistor size.
Can you try straight pattern?
 

I am not sure your manufacture can make a resolution of 0.005um, why you have such a strange size?
 

Thanks for your comments,

I shrink a layout from 0.35u to 0.18u technology using 0.52x factor. So, after shrinking 2.7um (it's a straight poly gate) and snap it to grid. Since the grid size specified in the document is 0.005, I got 1.405um

Karnopas
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…