always84
Member level 1
Hello I'm runnign synthesis with Design Compiler. After differents synthesis my results in report timing, says that the slack is zero or negative. So my question is, because i'm looking for positive slack for a secondary power optimization, how can I see the positive slack?