Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pmos region or operations confusion in cadance

sneha rayala

Junior Member level 1
Joined
May 17, 2022
Messages
18
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Activity points
189
Hi all,

I am confused about the convention followed by cadence , here for the below pmos in figure the vth of pmos is shown in right polarity (-ve value) but where as vds and vgs is displayed as positive number why is it so

And here |vds |< |vdssat| and also |vgs|<|vth|so the mos has to be in cutoff but is annotated as region - 3 subthreshold

Please help me if i am missing anything here
IMG_20231116_183812385~2.jpg
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top