Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL's jitter, stability, etc according to it's BW

Status
Not open for further replies.

Sadegh.j

Advanced Member level 3
Joined
Nov 29, 2006
Messages
754
Helped
48
Reputation
98
Reaction score
15
Trophy points
1,298
Activity points
5,596
PLL BW, jitter etc

Hi all

What is the relation ship between the PLL BW and its
1) output jitter
2) lock time
3) Stability

Thanks

Any reference would be appreciated
 

mengcy

Member level 5
Joined
Aug 21, 2006
Messages
90
Helped
11
Reputation
22
Reaction score
5
Trophy points
1,288
Location
shanghai
Activity points
1,747
PLL BW, jitter etc

you can sweep the bandwidth with PLL design assitant.
the result may appear.
 

sunbeam

Junior Member level 1
Joined
Apr 25, 2008
Messages
19
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Location
Shanghai,China
Activity points
1,388
PLL BW, jitter etc

It depends on...
There are some parameters which influence the performance you have said.
jitter: if your system's noise mainly from vco, then a larger BW helps to reduce the jitter; the setting of BW is a trade-off with the vco phase noise and the reference noise(divider noise or sdm quantization noise, etc)

Lock time: lock time is inversely proportional to the BW and damping factor.

Stability: Roughly, the larger BW, the poor stability...

the tool "PLL design asistant" mengcy mentioned above is a very good PLL behavior simulation tool.
you can find it from Dr.Perrott's group.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top