Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PIN diode layout.............?

Status
Not open for further replies.

vinaysingero07

Newbie level 2
Joined
Feb 2, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
can any body tell me how to draw the layout of pin diode in tanner`s L-edit.
also how to draw isolation among different diodes on the wafer.
 

leo_o2

Advanced Member level 4
Joined
Sep 3, 2004
Messages
1,324
Helped
277
Reputation
556
Reaction score
240
Trophy points
1,343
Location
China
Activity points
5,761
Please use P+ and NWell/N+ guard ring to isolate diodes.
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
As leo told, you can use several P+ diodes on Nwell, if they may share their common cathodes (or N+ diodes on p substrate, if they can share their common anodes). I they can't share a common node, use N+ diodes in separate Nwells. The layout is arbitrary -- can be circular, square, rectangular -- whatever your design system allows for. Diodes' size depends on your application. With a std. CMOS process, however, you can't get a very good PIN diode, as the "I" zone will be rather thin, in the order of only one or a few microns, not much for a good radiation capture sensitivity, if this should be your application.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top