Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence virtuoso layout, What is 'unsued pin'

Status
Not open for further replies.

goatmxj666

Member level 2
Joined
Mar 5, 2023
Messages
43
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
396
Hello,

I want to make pins to check my signals in the circuit.

(These are not 'input', 'output', 'inputoutput' signal)

I just wnat to see some voltages in the chip (like voltage that divied by resistor divider or output voltage of OTA)

So is it okay that I use 'unused' pin in the chadence?

And I wonder how to use 'unused pin' in the cadence.

1678606274172.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top