PCIE interface to ASIC core

Status
Not open for further replies.

ericyuan

Member level 1
Joined
Mar 8, 2006
Messages
36
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,441
Are there any other timing issues should be considered? except balance Tx Rx signals.
 

do you mean RC side or endpoint side?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…