overcome limit on flight time and clock skew in source synchronous systems

Status
Not open for further replies.
S

srikanth408

Newbie level 2
Joined
Feb 3, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
According to JEDEC standard, in source synchronous systems like ddr2 there is no limit on filght time between two ICs and no limit on Clock skew. How is it possible in ddr2 and not possible in ddr
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…