Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

negative delay in sdf

Status
Not open for further replies.

yilan77

Newbie level 1
Joined
Sep 1, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
negative delay sdf

There are some net delay is negative in sdf.
what cause negative delay happen? large transition time or large capacitance?

Could you give me some suggestion about this?

thanks!
 

sdf negative delay

Does the SDF include SI effects? It's common for victim nets to be sped up causing negative delay in the SDF.
 

Buffer‘s delay can be negative
 

negative cell delay

The timing of delay is calaculate from before cell to next cell, if the slack of cell is large and the delay in net is small , tools will calculate error.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top