Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Modelsim Interconnect Delay

Status
Not open for further replies.

jkcareers

Newbie level 2
Joined
Jan 21, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
modelsim interconnect delay

Do anyone help me know whether Modelsim takes Interconnect delay specified in the .sdf files into account during post layout gate level netlist simulation.
 

Thanks for your reply.
Can u pls let me know is there any documention regarding this to about the interconnect delays?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top