Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Maximum Input voltage in MOS devices.

Status
Not open for further replies.

abhiverma812

Member level 2
Joined
Jan 14, 2008
Messages
48
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,602
Hello experts,

I want to know what is the maximum input voltage we can give on a MOS device (A CMOS or anything) without damaging it.
Let us consider a simple CMOS invertor, with vdd=1.8 V. I simply need to know does vdd decides the maximum input or which other factor is involved.

BR//
Abhishek
 

Abhishek,

Where are you giving this maximum voltage? if it is on gate, gate oxide thickness will decide its value. foundry datasheet should provide these information.

Jay
 

Abhishek,

Where are you giving this maximum voltage? if it is on gate, gate oxide thickness will decide its value. foundry datasheet should provide these information.

Jay


Hey Jay,

I am giving this input to gate.....n yes I know foundry datasheet provide this information, but I was interested in knowing the parameters which decides this voltage. Actually I have a theoretical assignment, in which one invertor drives the other.....However, the vdd of second is 1.8V and for first is 3V. So I want to know if gate voltage of second invertor can be more than 1.8V (say 2.8V)..?

Abhishek
 

Abhishek,

if it is a digital design, you gate voltage can be any thing more then drain and less then the maximum limit given by foundry.

For analog its tricky. Analog experts can comment on it.

Jay
 

I guess the threshold of these inverters are diff.
So one switches one with 1.8 and the other with 3v.
U cant give 2.8 for the inv with max gate voltage of 1.8 as this would break the oxide and damage the cell.

Hope its clear now...
 
I guess the threshold of these inverters are diff.
So one switches one with 1.8 and the other with 3v.
U cant give 2.8 for the inv with max gate voltage of 1.8 as this would break the oxide and damage the cell.

Hope its clear now...



Hey Pavanks,

Thanks for the reply. Exactly this I wanted to hear. :)
I am working on noise margin and have a circuit like this....My perception was the same as your's and I guess this is the correct and apt answer.
Lets see, I will update once I get results of my assignment.

Abhishek
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top