Low offset Comparator

Status
Not open for further replies.
C

Chinnu17

Newbie
Joined
Nov 28, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
I wanted to design a low offset comparator(<1mv) and <20ns processing time and ICMR of 0.7 to 2.4v. Please help me the steps to follow in designing and what should be considered in main priority. Thank you.
 

Sort by date Sort by votes
You need to take advantage of external resources and a activity, first knowing what these are, offer and preclude.

Clocked comparators can embed auto-zero in the latched phase and get to <100uV easily. Continuous-time comparators make it tougher to hide and fold in any offset cancellation although you could (say) ping-pong two comparators, nulling one while the other is active and flipping on output transitions.

Expecting testability when embedded in a SoC at a 1mV limit spec, is probably misguided.

Point is, basic CMOS analog design is only the smallest part of the picture. You have to fit and make best use if your application environment.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…