Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Low offset Comparator

Status
Not open for further replies.

Chinnu17

Newbie
Joined
Nov 28, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
I wanted to design a low offset comparator(<1mv) and <20ns processing time and ICMR of 0.7 to 2.4v. Please help me the steps to follow in designing and what should be considered in main priority. Thank you.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
8,110
Helped
2,272
Reputation
4,554
Reaction score
2,292
Trophy points
1,393
Location
USA
Activity points
64,851
You need to take advantage of external resources and a activity, first knowing what these are, offer and preclude.

Clocked comparators can embed auto-zero in the latched phase and get to <100uV easily. Continuous-time comparators make it tougher to hide and fold in any offset cancellation although you could (say) ping-pong two comparators, nulling one while the other is active and flipping on output transitions.

Expecting testability when embedded in a SoC at a 1mV limit spec, is probably misguided.

Point is, basic CMOS analog design is only the smallest part of the picture. You have to fit and make best use if your application environment.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top