- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing
- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing
- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing