Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Logic Lock in Quartus II

Status
Not open for further replies.

nemolee

Full Member level 3
Joined
Dec 28, 2004
Messages
155
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
1,467
Hello all,

How can I use logic lock function in Quartus II software?
This function is similar to patition function in P&R tool of IC design.
Thanks for your full support.
 

Hi nemolee

Follow the below procedure.

Assignments --> Timing Closure Floorplan --> select the logic lock region(3rd icon)

Again go to

Assignments --> Logic lock Region Window --> Right click Region0 and select properties --> location --> here u can add nodes or paths for the logiclock region.

after all the above just compile the projest and reopen the Timing Closure Floorplan and u can see ur locked region.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top