Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Leon3 synopsys synthesis

Status
Not open for further replies.

engiulio

Newbie level 1
Joined
Jan 17, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi all,
I have a problem with the synthesis of leon3... I want to have the post-synthesis verilog to make simulation with modelsim, have the VCD and the SAIF, to use primetime for power report...
everything is ok but some module's names are too long and I can't write the DDC and primetime won't go... i tried to use change_names_rules -maxlength 32 in DC, but the module names doesn't change... if someone else had solved this problem I will thank him for a long time, because i need to graduate and I had to finish my master-thesys :)
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top