shockingshockley
Member level 1
I am currently doing a current mirror circuit using 40nm process. The reference current is okay in pre-layout simulation but becomes lower during post-layout simulation. Is the placement of the devices affect the resulting current? COuld you give me some layout techniques to counter these layout-dependent effects. Thanks in advance.