I have done a design in it's schematic and layout and get the area and write lef file to presented to dc compiler to integrate with encounter layout , My question is about the timing of this design how to present time to dc compiler and encounter to make STA analysis to this new lef file