Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Layout DC compiler , Encounter , Virtuoso connected to each other

Status
Not open for further replies.
E

eng_ahmed_osama

Junior Member level 3
Junior Member level 3
Joined
Feb 4, 2014
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
220
First Hey All

I have done a design in it's schematic and layout and get the area and write lef file to presented to dc compiler to integrate with encounter layout , My question is about the timing of this design how to present time to dc compiler and encounter to make STA analysis to this new lef file

Second

how to make post place and route simulation ??

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top