Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

jtag in P&R phase - what I should pay attention to

Status
Not open for further replies.
D

devop

Full Member level 1
Joined
Dec 5, 2006
Messages
99
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,973
jtag in P&R phase

hi ,
if here's jtag in the chip? what I should pay attention to when process the P&R phase,
thanks in advance
 

Re: jtag in P&R phase

devop said:
hi ,
if here's jtag in the chip? what I should pay attention to when process the P&R phase,
thanks in advance
Click to expand...

what's jtag cell??? is it a stdcell? what's special for the cell implementation?
 

Re: jtag in P&R phase

place them close to each digital "jtaged" pad. Just standard cells, some of the companies make it a small macro.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top