Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Increasing FPGA clock frequency

Status
Not open for further replies.

Ahmed Ragab

Full Member level 2
Joined
Jun 30, 2004
Messages
141
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Location
Egypt
Activity points
1,723
clock frequency fpga faster

I've been reading through quicklogic's application notes and I found this:

Provide a slow clock on the board, and use built-in PLLs in intelligent devices to recreate a faster clock internally.
Clock signals have the highest switching activity, so the system clock frequency has a dramatic impact on the overall power consumption of a board. However, the clock speed also closely relates to bandwidth performance. To obtain the best balance between power and throughput, provide a slower clock to components that cannot benefit from having a fast clock. For devices that are critical to bandwidth, provide a fast clock, or use a built-in PLL (when available) to internally generate a fast clock within the device.
The QuickLogic μWatt FPGAs offers four built-in PLLs per device, so they can take slow clock inputs and generate fast clocks for internal or external usage. The μWatt FPGAs also offer embedded RAM blocks and clock routing resources, enabling time-domain crossings between multiple clocks.

Could someone explain more about PLL's and tell me how to utilize them in my design ? Any links or books concerning the topic are appreciated.

Salam.
===========
Ahmad M. Ragab
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top