In Post STA, Why need set_wire_load_model ?

Status
Not open for further replies.
T

tuntable

Newbie level 2
Joined
Apr 9, 2003
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
14
set_wire_load_model

Hi .

When I read 'ADVANCED ASIC CHIP SYNTHESIS' Book end part ,

I have some question.

In the post sta process , why need below option ?

set_wire_load_model ,
set_wire_load_mode .

We write actual RC delay value post sta script .
I think it is instead of set_wire_load_model , set_wire_load_mode .

I hope your thinking.

Thanks.
 

set_wire_load_mode

IMHO, if rc delay is not complete, wire load model is needed as a complementarity.
 

post sta

Assume only SDF file are back annotated in post-layout STA, wire load model still needed to caculate the wire capacitance for "max_transition" & "max_capacitance" check. So to avoid using the wire load model, net capacitance should be back annotated in the following format:
1. "set_load" file
2. DSPF/RSPF
3. SPEF
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…