Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

In Post STA, Why need set_wire_load_model ?

Status
Not open for further replies.

tuntable

Newbie level 2
Joined
Apr 9, 2003
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
14
set_wire_load_model

Hi .

When I read 'ADVANCED ASIC CHIP SYNTHESIS' Book end part ,

I have some question.

In the post sta process , why need below option ?

set_wire_load_model ,
set_wire_load_mode .

We write actual RC delay value post sta script .
I think it is instead of set_wire_load_model , set_wire_load_mode .

I hope your thinking.

Thanks.
 

philewar

Member level 4
Joined
Mar 17, 2002
Messages
72
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Shanghai
Activity points
489
set_wire_load_mode

IMHO, if rc delay is not complete, wire load model is needed as a complementarity.
 

farmerwang

Member level 3
Joined
May 29, 2002
Messages
59
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
651
post sta

Assume only SDF file are back annotated in post-layout STA, wire load model still needed to caculate the wire capacitance for "max_transition" & "max_capacitance" check. So to avoid using the wire load model, net capacitance should be back annotated in the following format:
1. "set_load" file
2. DSPF/RSPF
3. SPEF
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top