Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How Welltaps avoids Latch up in chip? please explain ?

Status
Not open for further replies.
n.suresh60

n.suresh60

Junior Member level 3
Junior Member level 3
Joined
Sep 15, 2013
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bengaluru
Visit site
Activity points
1,428
after powerplanning we add welltaps in core area to avoid latchup and well continuity. but i dont know how welltaps going to avoid latch up condition?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top