Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to use pll imbedded in FPGA ? similar questions for
Sorry, i try to make my question clearer. Firstly , i want to know is there a pll or a ADC imbedded in FPGA( I just kown the existence of plls). Secondly , i want to know how to use them ( because i don't need external monolithic PLL or ADC if they are integrated in FPGA), is verilog code sufficient to implement them. I want to use the PLL to multiple the frequency of the reference clock and then to drive a counter. The adc is adopted to sample an anolog output of DC/DC converter. Medium speed and adjustable dynamic range are two main specs.
Thats what I was expecting, glad you stated it explicitly!
Assuming you'll be targeting Xilinx devices.
It has what you call Delay Locked Loop(DLL), instead of PLL. To utilize DLL in your design you have to generate and instantiate HDL module in you design. Xilinx core generator will take parameter like multiplication/division factor to generate desired HDL file.
As such there in no on chip ADC peripheral on a FPGA chip. However, development boards do have external ADC/DAC chip which you have to configure on your own via SPI protocol. Datasheet is best place to start to learn more about them.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.