bittware,
They are talking about the capacitively coupled spike that is coupled into the "On" channel when a FET switches. Let Cs represent the equivalent capacitance between the FET control input voltage and the "On" channel. If the FET source is connected to the input (presumabllya low impedance Rs), then the voltage divider formed by Cs and Rs will attenuate the voltage spike.
Regards,
Kral
bittware,
They are talking about the capacitively coupled spike that is coupled into the "On" channel when a FET switches. Let Cs represent the equivalent capacitance between the FET control input voltage and the "On" channel. If the FET source is connected to the input (presumabllya low impedance Rs), then the voltage divider formed by Cs and Rs will attenuate the voltage spike.
Regards,
Kral
Hi Kral,
Thanks for your reply.
But your explanation has noting to do with why lower input source impedance results in less coupling voltage.
Could you clarify it in formula?