Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to understand this sentence?

Status
Not open for further replies.

bittware

Full Member level 4
Joined
Apr 3, 2004
Messages
208
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,296
Activity points
1,986
"there is less charge injection at a point of lower signal impedance"

the sentence appears in "the art of electronics" pg151 where discussing the proper FET switch position.

Anyone could explain it?

Thanks in advance!
 

bittware,
They are talking about the capacitively coupled spike that is coupled into the "On" channel when a FET switches. Let Cs represent the equivalent capacitance between the FET control input voltage and the "On" channel. If the FET source is connected to the input (presumabllya low impedance Rs), then the voltage divider formed by Cs and Rs will attenuate the voltage spike.
Regards,
Kral
 

Kral said:
bittware,
They are talking about the capacitively coupled spike that is coupled into the "On" channel when a FET switches. Let Cs represent the equivalent capacitance between the FET control input voltage and the "On" channel. If the FET source is connected to the input (presumabllya low impedance Rs), then the voltage divider formed by Cs and Rs will attenuate the voltage spike.
Regards,
Kral
Hi Kral,
Thanks for your reply.
But your explanation has noting to do with why lower input source impedance results in less coupling voltage.
Could you clarify it in formula?

Thanks,
bittware
 

hi:
you can learn it from the physics of semiconductor or the physics of semiconductor device.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top