How to stop simulation in VHDL testbench?

Status
Not open for further replies.
B

bigdog

Junior Member level 2
Joined
Jul 18, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,452
Hello,

I don't know how to stop my simulation, my testbench is described in VHDL and I use ncsim, is there any method to stop the simulation just like using $stop, $finish in Verilog?

Regards,
 

Hi,

You can write at the end of your testbench:

assert false report "end of simulation" severity failure;


Devas
 
Hello Devas,

Yes, the statement works!

Thanks a lot!

Regards,
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…