How to remove the delay from the output of DPLL(Urgent)

Thread starter jawadysf
Start date Apr 3, 2009

Status: Not open for further replies.

Apr 3, 2009

jawadysf

Newbie level 5

I am recovering the clock from the DPLL as manchester data as input to the DPLL.But when i implemented the DPLL on SPARTAN3 Board,output clock exhibits a delay from the input clock.
Can anyone suggest that how to remove this delay?
Its urgent

Thanks

Status: Not open for further replies.

Similar threads

X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] Verifying the CRC-16-CCITT calc
- Started by dpaul
- Mar 14, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

How to remove the delay from the output of DPLL(Urgent)

jawadysf

Newbie level 5

Similar threads

Privacy & Transparency

Privacy & Transparency