How to insert pipeline registers in Design Compiler?

Status
Not open for further replies.

alexpanrui

Newbie level 5
Joined
Oct 28, 2011
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Singapore, Singapore
Activity points
1,344
Hi, all
Is there any way to tell the DC to insert pipeline registers to the data path with huge combinational delay which leads to negative timing slack? Thank you.
 

Not exactly. You can add the registers after the combinational block in the RTL, and then enable register retiming to get it to balance it for you.

See the Design Compiler Register Retiming Reference Manual. It can make Formal Verification a bit harder though.
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…