Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to implement Built In Self Test for RAM using verilog

Status
Not open for further replies.

writetoknitin

Newbie level 1
Joined
Feb 12, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
implement memory verilog

Provided a verilog code is available for a RAM , how to go about writing a BIST code for the RAM.
 

funzero

Full Member level 4
Joined
Nov 19, 2004
Messages
198
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,304
how to implement ram in verilog

I know SRAM has some standard test algrithm . pls search google for this.
you can choose one to use.
and then implement it in RTL , do not forget to use a MUX to indicate a normal mode and a bist mode .
 

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
sram bist verilog

hi,
you have two ways :
1. using membist from mentor to do it , this tool is easy to use
2. find ip on opencore site.
 

zhustudio

Advanced Member level 4
Joined
Jul 15, 2002
Messages
102
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Location
China
Activity points
1,049
sram bist verilog code

Mentor Mbistarchitecture is powerful tools to give memory bist logic in RTL format. It is readable.
You can design memory BIST circuit by a LFSR and PREG, It is two FSM. You can see any DFT book.
And you can refer synopsys DW_rambist about the memory bist arch.

For test algorithm and fault model, please search in IEEE or google. There are lots paper to say that.

Or you can see the book
Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal Vlsi Circuits
by Michael J Bushnell, Vishwani D Agrawal
 

satya_422

Member level 3
Joined
Sep 27, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,594
bist ram verilog

i hope BIST is generated using the tool you need not do manually

just go through the process guide of mbistarchitect


writetoknitin said:
Provided a verilog code is available for a RAM , how to go about writing a BIST code for the RAM.
 

satya_422

Member level 3
Joined
Sep 27, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,594
sram tester verilog

1)the bist controller is generated by giving the memeory model as an input to the mbistarchitect tool
2)it generates bist controller,bist connection and testbench fiels.
3)now simulate this 3 files and the memory if test passes then its good if it fails just debug it.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top