Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to implement AND,OR,NOT ,XOR and NAND gates with time table?

Status
Not open for further replies.

Preddy

Newbie level 6
Joined
May 11, 2007
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
Can any one send me How to implement AND,OR,NOT ,XOR and NAND gates with time table?
Can anyone send me the good material for fundamentals from flip flops to state machines?

Thanks in advance,
Reddy
 

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
129
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,054
Re: fundamental

Digital design by John F Wakerly is a good book.
Digital design by Morris Mano is good for beginers.
 

    Preddy

    points: 2
    Helpful Answer Positive Rating

Preddy

Newbie level 6
Joined
May 11, 2007
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
Re: fundamental

Thanks for your response
 

Preddy

Newbie level 6
Joined
May 11, 2007
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
Re: fundamental

Thanks .........I need muxes.I got in that site.
 

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
fundamental

r u implementing on paper n wht is time table?

im nt clear with ur Question!
 

Preddy

Newbie level 6
Joined
May 11, 2007
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
Re: fundamental

I didn't get you.I need to implement OR gate using 2:1 mux.
For example A and B are 2 inputs and y is the output.
To implement OR gate using mux i need to connect one of the input to selection
line (0).Then if B is connected to selection line the o/p of mux be A.
Is it correct?

Thanks ,
Reddy
 

onlymusic16

Full Member level 2
Joined
Sep 19, 2007
Messages
129
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,959
Re: fundamental

To implement an OR gate with inputs 'x and y' and with output 'z'. join select input of mux with 'x',input 1 with 'vdd', input 0 with 'y' and output with 'z'.
 

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
fundamental

onlymusic16 gave correct ans !

Preddy is also correct

y=A(S_bar)+BS put S=B

y=A(B_bar)+B*B
y=A(B_bar)+B
y=A+B
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top