Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i want to know that if suppose i found that there are 5 timing loops in my design by loop report. then how can trace the input and output of timing loos.
Try "check_timing -include {loop}" will help to report all cell/pin in the loop. Mostly loop issue can be broken by set_disable_timing command if you know an timing arc is constant or does not exist in your current mode of operation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
