Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I just draw a schematic to determine the settling time of Op-amp. I got the graph as the attachment.
I see that we must choos a poit B firstly and compare to poit A. But I don't know how to choose the point B? What condition should I base on to determine point B?
Settling time is usually defined to a percentage of final value. So, it might be to 0.1%. If you are simulating a particular opamp then it will give the conditions for the settling time measurement.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.