How to debug pattern mismatch during simulation of SOC level patterns- DFT

Status
Not open for further replies.

finsiherfish

Newbie level 4
Joined
Feb 26, 2019
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
28
Hello All,

I am a beginner in DFT field so can anyone elaborate in detail steps to how to debug a pattern mismatch during ATPG simulation at SOC level - ( I know a couple of types of simulations Readback and TorteSim) and please let me know any common mismatches you see regularly.


Thanks
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…