Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to correct the net length violations synopsys IC compiler

Status
Not open for further replies.

iamxeno

Newbie level 1
Joined
Feb 21, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi all ,

i am using synopsys ic compiler for physical design .. i have done upto placement and found that there are many net length violations. I know that one of the solutions is inserting buffers , but problem is i don't know how to insert buffers in all the violating nets at once.. please help me with this and also tell if there are any other ways to minimize net length violations..
 

Maybe just go through all the nets, find the violating ones, and start inserting buffers in the middle of them.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top