Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

:?:How to clock such high performance ADCs?

Status
Not open for further replies.

DZC

Full Member level 3
Joined
Sep 12, 2006
Messages
150
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
2,122
I found ADI have release the AD9461(16-bit,130Msps),also TI ADS5474(14-bit,400Msps).
In sampling theory the clock rms jitter should be less than 50fs?
Is there any equipment that can offer such low jitter clock?
How do we generally clocking such high performance ADCs?
 

n1cm0c

Full Member level 2
Joined
Sep 5, 2006
Messages
146
Helped
27
Reputation
54
Reaction score
2
Trophy points
1,298
Location
Santa Maria
Activity points
2,330
They generate the sampling clock internally using a PLL, I suppose. It's likely that you should supply a low-phase noise differential clock signal of say 20 to 80 MHz and they have an internal clock multiplier that generates the sampling clock...

The ADI part is described in a JSSC publication, I think. They don't have a S/H before the first stage of the pipelined ADC.
 

DZC

Full Member level 3
Joined
Sep 12, 2006
Messages
150
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
2,122
But is it noise to embeded the PLL in to a ADC?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top