Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Having a problem with less pk to pk clock

toPVR

Newbie
Joined
Jan 5, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
we are using AX3DAF1-156.2500T (156.25 MHZ LVDS output) its output with fewer pk to pk than the 250mV clock in the Oscillator and clock offsets to 3.3V, we are routing this clock to CLOCK buffer
 
Please clarify how the LVDS output is loaded and how you are measuring? Specification is pretty clear. Either your operation conditions are wrong or the device is defective.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top