Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to check the EOF in Verilog?

Status
Not open for further replies.

kaif

Newbie level 1
Joined
Feb 23, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
how to check the eof in verilog?
 

verilog feof

Verilogs file handling capability is not as good as VHDL's. You can
use verilog PLI to solve this!
 

verilog $feof

You can do in Verilog 2001 as follows
-------
integer file;
reg eof;
file=$fopenr("filename");
eof = $feof(file);
--------------
 
$feof verilog

Its always good to write perl or some other scriptto do file manipulations. Verilog is not really meant for it.

Tejas
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top