Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to check the EOF in Verilog?

Status
Not open for further replies.

kaif

Newbie level 1
Joined
Feb 23, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
how to check the eof in verilog?
 

nand_gates

Advanced Member level 3
Joined
Jul 19, 2004
Messages
892
Helped
174
Reputation
348
Reaction score
51
Trophy points
1,308
Activity points
6,803
verilog feof

Verilogs file handling capability is not as good as VHDL's. You can
use verilog PLI to solve this!
 

Ganesh S

Newbie level 3
Joined
Feb 3, 2006
Messages
3
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,304
verilog $feof

You can do in Verilog 2001 as follows
-------
integer file;
reg eof;
file=$fopenr("filename");
eof = $feof(file);
--------------
 

snake_eyes

Member level 3
Joined
May 16, 2002
Messages
56
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
307
$feof verilog

Its always good to write perl or some other scriptto do file manipulations. Verilog is not really meant for it.

Tejas
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top