Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate fmax in this circuit?

Status
Not open for further replies.

amitjagtap

Full Member level 5
Joined
Jan 10, 2007
Messages
304
Helped
42
Reputation
84
Reaction score
36
Trophy points
1,308
Activity points
3,273
hi all,
In the fig below how to cal fmax.
what will be the skew here.
Is there any use of Tdata_q.if yes what it is?
thanking you,
Amit
6_1188982506.jpg
 

Re: how to cal fmax here

Tclk≥Tskew+Tdata_q+Tsetup.... Tdata_q is the time required for the q to come out after the input has been given....
 

Re: how to cal fmax here

hellow sir,
If i'm not wrong the formula for Tclk is

Tclk≥Tskew+Tpd+Tsetup. ---- Tpd is propagation delay of combi logic
I have never seen Tdata term included in cal of Tclk.
again there is skew present in clk. then it should be considered for Tclk cal.
Thinking you,
 

Re: how to cal fmax here

here there is no combinational logic but a D flip flop and the propagation delay of data to the Q has been given by Tdata_q so only i have used Tdata_q instead of Tpd,,,,
the skew of the clock is accounted for using Tskew,,,,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top