Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If i'm not wrong the formula for Tclk is
Tclk≥Tskew+Tpd+Tsetup. ---- Tpd is propagation delay of combi logic
I have never seen Tdata term included in cal of Tclk.
again there is skew present in clk. then it should be considered for Tclk cal.
here there is no combinational logic but a D flip flop and the propagation delay of data to the Q has been given by Tdata_q so only i have used Tdata_q instead of Tpd,,,,
the skew of the clock is accounted for using Tskew,,,,