Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to add output delay such as this case

Status
Not open for further replies.

mic_huhu

Member level 3
Joined
Dec 16, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
when I add output delay on Port. for the paths to the Port come from different clock domain.

So I did like this:

set_output_delay -max 4 -clock clk1 {THRE}
set_output_delay -max 5 -clock clk2 -add_delay {THRE}
set)output_delay -max 7 -clock clk3 -add_delay {THRE}

why not added rightly ? The PT sounded acceptd the last two commands .

How to added the output delay like this?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top