Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How is addressing done in DDR memory?

Status
Not open for further replies.

avantika10

Newbie level 4
Joined
Sep 15, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
Hi,
can somebody tell me how addressing is done in DDR memory?

lets say, if i have 14 bits row address and 10 bits column address, and a 4 bank chip, does it mean i have

( 2 ^ 14 ) * (2^10) * 4 number of addressing locations?

Also, if my data bus width (dq) is 16 bits wide, does each address location stores 16 bits of data?
 

memory addressing

Hi avantika10,

Your thinking is right.

BR,
Jarod
 
  • Like
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top