Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
CPLD includes Large combinational parts and a few latches or flip-flops. In other word, if sequential part of your design is small, you'd better use CPLD.
But in FPGA, you will have lots of flipfliops and if number of flip-flops in your design is large, you'd better to use FPGA instead of CPLD.