Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
CPLD includes Large combinational parts and a few latches or flip-flops. In other word, if sequential part of your design is small, you'd better use CPLD.
But in FPGA, you will have lots of flipfliops and if number of flip-flops in your design is large, you'd better to use FPGA instead of CPLD.
CPLD - in most cases - has internal flash memory to burn it with your bin file while on the other hand for FPGAs - in most cases - you must have external memory...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.